Digital - IC Design Engineer - Digital Physical - III (m/f/d)

Ihre Aufgaben:

• Implementing Cadence AI functions in the design flow
• Develop and refine timing constraints and collaborate with front-end teams to address critical timing paths.
• Run Static Timing Analysis (STA), resolve timing violations, and ensure sign-off readiness.