Digital Design Engineer (FPGA, ASIC, 100% Remote)
Firmenname für PREMIUM-Mitglieder sichtbar
- März 2021
- September 2021
- D-80331 München
- auf Anfrage
- Remote
- 23.02.2021
Projekt Insights
Projektbeschreibung
We've partnered with a technical development firm who are searching for an experienced digital ASIC/FPGA engineer. Main activity will be RTL implementation (either in Verilog or VHDL) and verification (in System-Verilog) of components for a Digital Baseband for a radio system.
The specification of the to-be-implemented components is usually in Matlab / Python.
Requirements:
- 5+ years experience with Verilog (or VHDL) experience for RTL implementation, both for FPGA and ASIC
- SystemVerilog experience for testbench development
- Good understanding of Matlab / Python and able to use it for integration in the testbenches (to make it self-checking).
- Able to document the implemented components.
The specification of the to-be-implemented components is usually in Matlab / Python.
Requirements:
- 5+ years experience with Verilog (or VHDL) experience for RTL implementation, both for FPGA and ASIC
- SystemVerilog experience for testbench development
- Good understanding of Matlab / Python and able to use it for integration in the testbenches (to make it self-checking).
- Able to document the implemented components.
Kontaktdaten
Als registriertes Mitglied von freelance.de können Sie sich direkt auf dieses Projekt bewerben.
Ähnliche Projekte
Sie suchen Freelancer?
Schreiben Sie Ihr Projekt aus und erhalten Sie noch heute passende Angebote.
Jetzt Projekt erstellen